Bus Blaster V3c for MIPS Kit

$82.47

Part Number:  SS-110990445
Brand:  Seeed Studio Australia

Bus Blaster V3c for MIPS is an economical, yet high-speed debug adapter designed for supporting JTAG debug with various MIPS processors.  This version of the Bus Blaster has a 14-pin target connector and interface cable with buffering logic suitable for MIPS EJTAG targets.  In other respects it is the same as the standard Bus Blaster V3c   For MIPS hardware and software debugging, Bus Blaster...
We can dispatch today: - units (delivered by -)
We can dispatch in - days: - units (delivered by -)

Bus Blaster V3c for MIPS is an economical, yet high-speed debug adapter designed for supporting JTAG debug with various MIPS processors.  This version of the Bus Blaster has a 14-pin target connector and interface cable with buffering logic suitable for MIPS EJTAG targets.  In other respects it is the same as the standard Bus Blaster V3c
 
For MIPS hardware and software debugging, Bus Blaster is recommended to be used with OpenOCD  JTAG programming and debugging software which can be downloaded from SourceForge.

For software development, compiling, building programs, and source debugging with GDB, the Codescape MIPS SDK Essentials is a free download available from the Imagination Technologies website. Download Codescape SDK Essentials here. 

 

Bus Blaster can be used with various other debugging, programming and boundary scan test software, so there are a rich variety of resources available for your MIPS development project. 

 

Features:

•Designed for MIPS (EJTAG) targets with 14 pin connector

•Includes 100 cm USB host cable

•Includes 20 cm target cable with 14 pin IDC connectors on each end

•Includes Bus Blaster acrylic case panels and nylon screws (assembly required) 

•Based on FT2232H chip with high-speed USB 2.0

•Buffered interface works with 3.3 volt to 1.8 volt targets

•Reprogrammable buffer is compatible with multiple debugger types

•Compatible with 'jtagkey', 'KT-link' programmer settings in OpenOCD, urJTAG, and more

•Ships with JTAGkey compatible buffer image pre-programmed

•Mini-CPLD development board: self-programmable, extra CPLD pins to header

•Open source (CC-BY-SA)

 

Specification:

 Part list:

  • USB Cable; Mini A-1000mm-Black x1
  • Bus Blaster v3 acrylic case v1-MIPS version x1
  • 14 pin (2x7) ribbon cable with IDC connector on both ends x1
  • Bus Blaster v3c EJTAG for MIPS x1

 

 Bus Blaster Manual

 Bus Blaster design overview

 Bus Blaster forum

 CPLD buffer logic overview

 
Software, hardware and technical support
 
Software and technical support for this product is completely provided in the Open Source forums and links provided.  Bus Blaster hardware is subject to the SEEED Studios warranty and return policy.
 
If you encounter any problems when using this product, please request technical support in the forums listed below:

 Open OCD resources

 Imagination developer forum

Bus Blaster hardware forum

 
This open source hardware and software is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.

If you have any questions, please feel free to contact us.

For any technical support or suggestion, please kindly go to our forum.